Many other SICs have been developed since the appearance of the SIW. In the substrate-integrated slab waveguide [5] , the guide is synthesized on a substrate by cutting an air hole in the center of an SIW, and the frequency operating bandwidth is increased. The ridge SIW [6] also increases the operation bandwidth by drilling cylindrical air holes in the middle of the SIW. The substrate-integrated nonradiative dielectric waveguide [7] uses a specific pattern of air holes as lateral walls, creating a dielectric waveguide channel that reduces the radiation losses with respect to the SIW. The half-mode SIW [8] reduces the size of the SIW by half by exploiting the fact that there is a symmetry plane along the propagation direction that is equivalent to a magnetic wall.
Inexpensive and Easy to Make
The main advantage of the SIW concept, when compared with classical planar circuits, is that it is low in cost and easy to manufacture with standard printed circuit board (PCB) machinery. Moreover, it presents a higher quality (Q) factor for resonators and filters than other planar transmission lines. Many transitions have been developed from different planar lines (microstrip, coplanar, and so forth) to each type of SIC, and so the SICs can be embedded in a substrate and easily connected to other planar circuits. When compared to the classical rectangular waveguide, SICs present a smaller Q factor and greater insertion losses, but they are low cost and low profile and can be easily embedded in a PCB.
A full suite of microwave devices has been developed with SICs, such as filters [9] , [10] , couplers [11] , [12] , phase shifters [13] , antennas [14] , [15] , and tunable devices [16] . All of them prove the interesting features of SICs for use in the microwave industry. However, the presence of a dielectric in these devices limits their performance, especially at high frequencies, because of the losses in the substrate that significantly increase the total insertion losses and reduce the related Q factor. To solve this problem, a new type of SIW has appeared where the dielectric is removed, while maintaining the advantages of low cost, low profile, easy manufacturing, and integration in a PCB.
The first attempts to combine planar circuits and empty waveguide devices are the so-called surface-mountable devices or surface-mounted waveguides. In [17] , a waveguide bandpass filter integrated within a monolithic microwave integrated circuit is mounted on top of a planar substrate using a silicon pedestal. Then the filter is coupled with input and output microstrip lines through microstrip-to-waveguide transducers. In [18] , another bandpass filter is mounted on top of a planar circuit. This time, the filter is implemented in a reduced-height metal waveguide fabricated by micromachining. The filter is connected to the planar substrate using slot coupling, and it is coupled to input and output microstrip lines via slots in the ground plane. These slots act as the first and last inverter of the filter.
In [19] , a pyramidal horn antenna micromachined in a metal body and fed with a rectangular waveguide is mounted on top of a substrate, which is coupled to an SIW line in this substrate by means of a quarter-wave stepped impedance transformer. A theoretical comparison between the same filter implemented in a stand-alone SIW and in a surface-mountable waveguide coupled to feeding SIW lines is presented in [20] . Finally, another surface-mounted waveguide filter is offered in [21] . In all of these cases, the surface-mounted devices allow the propagation of waves through air, and this leads to lower insertion losses and higher Q factors in filters. However, this is not a fully substrate-integrated solution and requires nonplanar manufacturing processes and transitions, thus not achieving a low-profile and low-cost integrated solution. The first empty line truly integrated in a substrate was theoretically proposed in [22] in 2006. It was called a modified SIW (MSIW): its behavior was simulated, but it was not manufactured. It was an SIW line partially emptied, so that the electromagnetic waves propagated mainly through air. In 2014, the empty SIW (ESIW) was presented in [23] . It was a completely dielectric-free SIW. Also in 2014, soon after the ESIW was proposed, two more ESIWs were presented: the air-filled SIW (AFSIW) [24] and the hollow SIW (HSIW) [25] . Both of these were very similar to the MSIW. The AFSIW was manufactured and integrated on conventional PCBs, and the HSIW was manufactured with low-temperature cofired ceramic (LTCC) technology. In 2015, an empty substrate-integrated coaxial line (ESICL) was proposed [26] .
Finally, a dielectricless SIW (DSIW) was presented in 2016 [27] . This time, a thick substrate was milled, metallized, and then covered with a top metallic cover stuck with a prepreg layer (preimpregnated composite fibers, where a thermoset polymer matrix material, such as epoxy, is present), so that an almost dielectric-free SIW is obtained. The advantages of emptying the substrate are also outlined in [28] , where the state-of-the art in substrate-integrated solutions is reviewed.
All of these ESIWs (the MSIW, ESIW, AFSIW, HSIW, ESICL, and DSIW) are presented in the sections that follow, with tables that compare main features of each.
The MSIW
The earliest ESIW was presented in [22] . Here, the authors proposed for the first time the removal of part of the dielectric body in the substrate to reduce the power dissipated in the dielectric. This structure can be seen in Figure 1 . To complete the guided structure, the emptied substrate has to be closed with top and bottom conducting layers. These layers could be simple, low-cost FR4 substrates, and the authors of [22] proposed to fix them to the central substrate using prepreg. The via holes forming the walls of the waveguide could be of any of the plated-through, buried, or blind types (in Figure 1 , they are of the buried type). The via holes are considered to be of square cross section to simplify the analysis.
In [22] , an analysis method for the MSIW is presented. The inhomogeneous region is divided into homogeneous parts. Inside each homogeneous region, the field is expanded as a linear combination of spatial harmonics, and field continuity is enforced using mode matching. The conductor losses are evaluated with the perturbational method. The results show that the higher the ratio w/a, the smaller the losses.
In Figure 2 , the attenuation constants of the MSIW and SIW are compared for the case using RO4003C and RT588O substrates. Only the losses in the dielectric are considered. It can be observed that the attenuation constant is reduced for both substrates by approximately 1 Np/m and 0.3 Np/m, respectively. It can also be seen that the cutoff frequency of the MSIW is increased when compared with that of the SIW. The attenuation constant in the MSIW is almost independent of the dielectric properties of the substrate, because losses are now mainly due to the conductor and radiation and not so much to losses in the dielectric material. All of the results in Figure 2 are theoretical, since no prototype was manufactured and measured, and no transition to other planar or SIW lines is presented in [22] .
The ESIW
The ESIW was first presented in [23] . This new type of ESIC was manufactured by cutting a rectangular hole in the PCB. After that, the hole was plated following a standard procedure of PCB via metallization. As a result, the lateral walls of the waveguide are formed. Finally, the waveguide is closed by attaching two metallic covers to the main PCB substrate. One of the covers acts as Figure 2 . A comparison between attenuation constants due to the dielectric of MSIW and SIW [22] . An MSIW with an air-cut region [22] .
The main advantage of the SIW concept, when compared with classical planar circuits, is that it is low in cost and easy to manufacture with standard printed circuit board machinery.
the upper waveguide wall while the other becomes the lower face of the waveguide (see Figure 3) . The electrical connection among these different layers must be of very high quality. Otherwise, the device will not function adequately. This high-quality interlayer connection is achieved by means of soldering. A tin-based soldering paste was used to solder the different layers. This soldering paste is distributed on the top and bottom of the main layer. The structure is assembled, and, finally, the solder paste is dried in a reflow oven. As a result, a solid tin layer is formed that strongly links the main layer with the covers. The positioning of the top and bottom covers is not critical because all of the critical elements are placed in the central layer and manufactured on the same PCB. The top and bottom covers are usually plane metal laminates, but they can also be additional PCB sheets. This is a very interesting choice from the point of view of developing reconfigurable devices because these metallic lids can hold external circuitry that can interact with the integrated waveguide.
This new type of ESIC, the ESIW, has the advantage that its geometry is very similar to that of the rectangular waveguide, but with low profile and low cost, so one would expect a behavior similar to that of the rectangular waveguide. In [29] , a procedure to characterize the propagation constant of ESIW lines is presented. To measure the line's phase constant , b a piece of ESIW line is measured using a calibration kit [30] , which will be explained subsequently. Because the calibration kit removes the effect of the feeds from the measurements, the actual response of a straight and empty piece of ESIW line is obtained. The propagation constant can be easily recovered from the phase of the measured S 21 . Theoretically, the attenuation constant a could also be recovered from the modulus of this same parameter. However, a is very low, and it is completely masked by the measuring noise when it is measured directly from the transmission parameter of an empty ESIW line.
An alternative is to use the procedure of [31] , which has been reformulated to be applied to an ESIW. This procedure estimates the attenuation constant from the measured unloaded Q factor of a resonator slightly coupled to the input and output ports. In Figure 4 , one can see the measured ESIW (15.8988 mm in width and 1.524 mm in height) phase and attenuation constants, which are compared to the phase and attenuation constant of an ideal rectangular waveguide of the same cross section.
It can be observed that the ideal and measured phase constants are almost indistinguishable. This is of great importance, since it is the experimental confirmation that an ESIW can be modeled as an ideal rectangular waveguide, thus allowing the use of previously developed fast and accurate analysis methods This new type of ESIC, the ESIW, has the advantage that its geometry is very similar to that of the rectangular waveguide, but with low profile and low cost.
utilized for analyzing rectangular waveguide devices (which take advantage of having a constant cross section along the propagation direction). All of the design techniques and devices that can be implemented in traditional waveguides can be directly transferred to ESIW technology. On the other hand, the attenuation constant of an ESIW is slightly above that of the equivalent ideal rectangular waveguide. This happens because the metal that closes the ESIW is not perfectly planei.e., it exhibits a certain degree of granularity-and because an ESIW is composed of three different metallic pieces while the ideal rectangular waveguide uses a single piece of metal (practical implementations of rectangular waveguides are usually based on two 3D metallic pieces screwed together). The small increase of losses does not affect the application of classic rectangular waveguide design procedures to the ESIW because most of these methods do not consider losses.
To integrate this structure into a printed circuit, a high-quality transition to a traditional planar line is mandatory. In [23] , a transition from an ESIW to a microstrip line is proposed [see Figure 5(a) ]. The transition can be analyzed as a two-stage mode converter. In a first stage, the microstrip mode is transformed into the fundamental mode of a waveguide partially filled with dielectric. To obtain a good match between both modes, a metallic iris has been opened in the back wall of the ESIW [see the black lines in Figure 5(a) ]. The second stage transforms the fundamental mode of the partially filled waveguide into the fundamental mode of the final empty integrated waveguide. To accomplish this goal, an exponential taper has been used, so that the dielectric filling of the initial waveguide is progressively reduced following an exponential law until it effectively vanishes. This transition is quite short in electrical length and provides extremely good results, with very low insertion losses and high return losses.
However, this transition fails for thin substrates, since the feeding microstrip lines in these cases are very narrow. As a result, the exponential taper would be too narrow to be feasible. To overcome this problem, in [32] proposed. This modification consists of adding a taper to the feeding microstrip line [see Figure 5 (b) ]. This taper increases the width of the feeding line, and thus the exponential taper transforms the partially filled waveguide into the final empty integrated waveguide, with a practicable linewidth that can be fabricated. This transition achieves return losses greater than 13.5 dB and insertion losses lower than 0.75 dB from 6.6 to 16.45 GHz. This transition is further improved in [33] with the addition of two air holes of diameter d f [see Figure 5 (c)]. These holes ensure that the size of the opening in the back wall of the ESIW is of exactly the desired width . wir Otherwise, the width that is obtained with the drill in the structure of Figure 5 (b) has large tolerances and introduces errors in the measurements from the simulation, as happens in [32] . Finally, via holes are added to prevent possible leaky waves traveling through the substrate outside the ESIW. The values for dv and sv are chosen to avoid radiation leakage, with the same design rules as for the vias in a standard SIW [34] . Figure 6 (a) shows a manufactured prototype of this last version of the back-to-back transition from microstrip to ESIW (a Rogers 4003 thin substrate of 0.813-mm width was used); a comparison between simulations and measurements can be seen in Figure 6 (b). The measured insertion losses are lower than 0.6 dB, and the return losses are greater than 20 dB.
Transitions from ESIW to lines other than microstrip can be also developed. For instance, a direct and wideband transition from coaxial (subminiature version A connector) to ESIW is presented and experimentally validated in [35] . Good results (1-dB insertion losses and 13-dB return losses) are obtained for thin substrates. As the height of the substrate increases, the radiation losses increase and the transition fails to work.
A transition between two ESIWs built in substrates at different levels was recently presented in [36] . This transition will allow the development of multilayer ESIW circuits, which will provide higher compaction and versatility. The main disadvantage of this approach is that it requires 3D processing of the substrate, and it will be necessary to add a partial recess in the main layers that support both ESIWs to increase the return loss of the transition.
Once the transitions from ESIW to other planar lines, such as the microstrip line, are available, it is necessary to develop calibration kits that allow the deembedding of the contribution of these transitions to the measurements, so that high-quality measurements of only the ESIW device can be obtained. To that end, a thru-reflect-line (TRL) calibration kit is proposed in [30] . Using this measurement procedure, it is possible to recover the response of the ESIW device alone since the responses of the transitions and connectors are removed from the measurements. Figure 7 shows a set Figure 7 . The calibration standards and cavity-coupled filter of [30] and the results [30] : (a) the TRL calibration kit standards and (b) the empty ESIW line measurements. of calibration standards (TRL) for a Rogers 4003 C substrate of 1.524 mm and a filter prototype. These calibration standards were used to measure an empty ESIW line with a 15.7988-mm width. The results for the empty piece of ESIW, displayed in Figure 7 (b), show that the calibrated measurements are quite accurate because measurements clearly approach the expected behavior of an empty line (zero reflection and full transmission). The performance of the ESIW for implementing different communication devices has been tested in several publications. Table 1 summarizes all of these contributions, which include coupled-cavities filters [23] , [37] , a 90° hybrid directional coupler [38] , a Moreno crossguide directional coupler [39] , and an H-plane horn antenna [40] . Low-cost, low-profile, high-performance, and low-loss circuits can be implemented with this new ESIW technology.
The E-plane ESIW
SIWs are usually H-plane structures, that is, structures that mimic an H-plane rectangular waveguide, where the geometry is invariant in height (the shorter dimension of the waveguide cross section). However, there are some classical devices that can be manufactured only in E-plane topology, because their performance cannot be accomplished with an H-plane topology; such is the case with a wideband phase shifter.
Recently, in [41] , a completely different approach to integrate a rectangular waveguide in a planar substrate was proposed. Before this contribution, the waveguide was always integrated so that the H-plane coincided with the planar substrate. For SIWs and other empty substrate-integrated approaches based on vias, there is no other possibility. Fortunately, the ESIW, which presents continuous vertical and horizontal walls, has no such limitation. In [41] , a novel transition to an ESIW, with its E-plane coincident to the fabrication substrate, is presented. This novel integrated waveguide is known as an E-plane ESIW (ESIW-E). Here, the vertical dimension is the longer side a of the waveguide cross section, while the horizontal dimension is the shorter side, usually b. In the ESIW-E, it is possible to easily modify b, thus making it feasible to integrate E-plane circuits on a PCB waveguide, something that had not been achieved before. The transition of [41] is inspired by the well-known coaxial-to-waveguide transition, which has been modified to become completely integrated.
In Figure 8 , one can see the multilayer structure of the transition. The transition respects the waveguide symmetry to maximize the return loss. In this realization of the ESIW-E, there are eight layers. This is a complex structure, but that is the price paid to integrate an E-plane waveguide in a substrate. The number of layers for creating the ESIW-E is not always eight but depends on the operation frequency and the height of the layers. The higher the frequency, the lower the width a of the waveguide necessary to cover that frequency band. If a decreases, fewer substrate layers are needed to create the ESIW-E. Therefore, at higherfrequency operation, fewer substrate layers of this height would be necessary.
This transition is formed by three different parts. First, there is a transition from an open microstrip to a covered microstrip. This first stage was included to facilitate the transition from the open microstrip to the closed stripline that feeds the waveguide probe. One can then find a transition from covered microstrip to stripline, and finally the stripline feeds the probe that excites the fundamental mode of the integrated waveguide.
This transition has been fabricated for an integrated waveguide of a 5.66-mm height a and a 2.845-mm width b operating from 33 to 50 GHz. To fabricate this ESIW-E, an eight-layer structure was used. In Table 2 , one can see the specific PCB layers involved in this ESIW-E realization (see also Figure 8 ). A phase shifter has been implemented in an ESIW-E and successfully integrated and measured [41] . This phase shifter could not have been achieved with an H-plane configuration, because the desired bandwidth is too wide; thus, it could not have been built using an SIW, ESIW, or other substrate-integrated rectangular waveguide variant. In [41] , the measured results of the phase shifter were compared with a single piece of ESIW-E line, used for reference. The phase variation within the desired transmission band (35-47 GHz) is , 5 ! c and the amplitude imbalance is ±0.6 dB.
The AFSIW
The structure of the MSIW has been used and enhanced by other authors. These researchers first implemented an SIW phase shifter with circular holes in [42] , and, in [24] , [43] , [44] , and [45] , they presented a practical implementation of the MSIW, i.e., the AFSIW. Figure 10 shows the layout of this AFSIW. It is a threelayer structure, and the top and bottom substrates (substrates 1 and 3 in Figure 10 ) can be low-cost ones, such as FR4 because they only act as metallic covers; thus, their dielectric does not interfere with the propagation of the fields. High-performance millimeter-wave and other electrical circuits can be also integrated in the top and bottom substrates.
Structure and Performance of the AFSIW
The cutoff frequency of the fundamental mode in the AFSIW can be controlled with W 1 and W 2 (see [43] ). The dielectric losses depend on the dielectric walls of width w. The lower the w, the smaller the dielectric losses. Manufacturing reasons and mechanical integrity fix a lower limit for w, which in [43] is said to be 0.254 mm with wet etching and laser machining. Nevertheless, the dielectric walls are in a region with small electric-field intensity, so dielectric losses will be small. The ohmic losses depend on the conductor material: they are increased by a multiplying factor that depends on the surface roughness [46] , [47] ; the greater the roughness, the higher the losses. In the traditional SIW, the inner-surface roughness of the unique substrate's copper foil has to be considered. But, in the AFSIW, it is the roughness of the outer face of the copper foil of substrates 1 and 3 that has to be considered. In addition, the roughness of the outer face (0.3 μm for Rogers 5880) is lower than that of the inner face (0.4 μm), so surface roughness and conductor losses are slightly smaller than in the SIW. In [48] , the metallic surface of the top and bottom covers (FR4 substrate, in this case) are polished with a lapping and polishing machine, which reduces the insertion loss by 28%. Figure 9 .
(a) The manufactured microstrip-to-ESIW-E back-to-back transition prototype [41] and (b) the results (S-parameters in decibels).
The AFSIW is a three-layer structure, and the top and bottom substrates can be low-cost ones, such as FR4 because they only act as metallic covers. Tables 3 and 4 show the total loss of the dielectricfilled SIW with the 6002 and with 5880 substrates, as well as of the AFSIW based on a 6002 substrate with the same height. Results are provided for the Ka and U bands. In both cases, the total losses are less than one-third compared with the dielectric-filled SIW using the same substrate.
Another important characteristic of the line is the power-handling capability. In the case of the continuouswave power limitation or average power handling capability (APHC), the limit comes because the losses transformed into heat can alter the structure of the device, which is a PCB formed by metal and dielectric parts. Because the temperature at which the dielectric transitions from a glass to a viscous state (the transition glass temperature) is lower than in the case of the metal, the dielectric is the limiting material. As shown in Tables 3 and 4 , the APCH of an AFSIW is more than 5 dB higher than for the dielectric-filled SIWs of the same height.
The peak power limit before breakdown-the peak power handling capability (PPHC)-is also an important characteristic. Breakdown can occur either as a multipaction (in a vacuum) or as an ionization phenomenon. In [43] , the PPHC for ionization in ground-based systems is calculated for the fundamental mode TE 10 of the dielectric-filled SIW and the AFSIW. In this case, the solid dielectric has a greater strength against ionization than do gaseous dielectrics. Thus, the simulated results in Tables 3 and 4 give a PPHC of 23.6 kW and 15.4 kW at the Ka and U bands, respectively, for the AFSIW, which is much smaller than the PPHC values of the dielectricfilled SIWs.
Tables 3 and 4 also show that the width of the AFSIW is greater than that for the dielectric-filled SIWs. This is because the wavelength is smaller inside the dielectric. It can be concluded, therefore, that the AFSIW has lower transmission losses, higher Q, and higher APHC but has a larger footprint and lower PPHC compared to the dielectric-filled SIWs.
Transition From Dielectric-Filled SIW to AFSIW
In [24] and [43] , a transition from dielectric-filled SIW to AFSIW was presented. The geometry of this transition is shown in Figure 11 . To minimize dispersion, the separation of the metallic vias W 1 and the width of the air-filled region W 2 in each section along the tapered transition are modified to keep the cutoff frequency of the fundamental TE 10 mode nearly constant. This separation between sections is optimized to maximize the return losses. There is a tradeoff between impedance matching and transmission losses when choosing the length of the transition. The longer the transition, the better the matching, but the greater the transmission Figure 11 . The geometry of the dielectric filled SIW-to-AFSIW transition, with cross-sectional views [43] .
The AFSIW has lower transmission losses, higher Q, and higher APHC but has a larger footprint and lower PPHC compared to the dielectricfilled SIWs.
losses. As discussed in [43] , inside the transition, the fundamental and second modes are both in propagation in the higher part of the usable frequency band, and, because of the small manufacturing tolerances, there is an asymmetry that causes both propagating modes to interfere with each other, thus slightly reducing the usable frequency band. Figure 12 shows a manufactured back-to-back transition, together with the measured and simulated results. A TRL calibration technique was used to deembed the effect of the transitions from grounded coplanar waveguide (GCPW) to SIW. The measured return loss is greater than 15 dB from 27 to 40 GHz, and the transmission loss is lower than 0.8 dB. Better results are obtained in [49] using a cosine geometry for the transition (the return loss is greater than 20 dB, and the transmission loss lower than 0.35 dB).
AFSIW Devices
Many AFSIW devices have been developed since the first AFSIW proposal in [24] and [43] . These devices are summarized in Table 5 . It can be observed that low-cost, low-profile, high-quality communication devices can also be implemented with AFSIWs. Most of these devices have been measured using an AFSIW TRL calibration kit described in [51] and shown in Figure 13 .
Half-Mode AFSIW
Several modifications of the standard SIW topology have been proposed with the aim of reducing its volume. Some examples are the folded SIW [54] , the slowwave SIW [55] , and the half-mode SIW [8] . The same approach was applied to the AFSIW in [57] , where a half-mode AFSIW (HM-AFSIW) is proposed. Similar to the half-mode SIW, only the TE quasi-. , p 0 5 0 -, , ) (p 1 2 f = modes can propagate in this structure; consequently, the single-mode operation frequency range is approximately twice that in the case of the AFSIW. But, because the structure is not closed, there is radiation, especially near the cutoff frequency. This radiation can be used to implement leaky-wave antennas. In the case of the HM-AFSIW, the dielectric losses almost disappear compared to the half-mode SIW. The total loss in the HM-AFSIW is reduced by a factor of 2.2 compared with the half-mode SIW. In addition, transition from SIW to HM-AFSIW was presented in [57] .
The HSIW
At almost the same time the AFSIW was presented, [25] proposed another ESIW: the HSIW, which is very similar to the AFSIW. This structure also consists of an emptied SIW with top and bottom metallic covers (see Figure 14) . The main difference is that the HSIW is implemented in LTCC technology. Employing LTCC allows the use of a high-permittivity substrate.
To derive the propagation characteristics of the HSIW, an effective dielectric constant (EDC) of an equivalent rectangular waveguide completely filled with dielectric is defined in [25] . An expression is derived for the EDC, valid only for lightly loaded waveguides. This expression provides a means to calculate the geometrical parameters of the HSIW to achieve a specific cutoff frequency. Figure 15 shows three HSIW lines with characteristics similar to those of the WR28 rectangular waveguide, manufactured with LTCC in the same substrate. The three lines have lengths of 30, 40, and 50 mm. The HSIW lines are fed using rectangular waveguides. A slot in the HSIW is used to couple the rectangular waveguide and the HSIW. The measured and simulated parameters of the 30-mm-long HSIW lines are shown in Figure 16 . There is good agreement between the measurements and Air-filled coaxial cables have been employed to achieve immittance transformation, skin-effect corrections, and feed networks, to cite just a few examples.
simulations for the phase constant but not for the attenuation constant, which is higher than expected, probably due to surface roughness and voids in the fired silver paste. Even so, an attenuation of 9 dB/m is achieved.
In [58] , an HSIW is used to implement a slotted HSIW 6 × 6 antenna array. The impedance bandwidth is about 1.5 GHz, and the measured peak gain is 17.1 dBi (1.3 dB lower than simulated). In [59] , a compact transition from CPW to HSIW ( [59] refers to the HSIW as an empty LTCC integrated waveguide) is presented. The back-to-back prototype had insertion losses of 0.5 ±0.2 dB and return losses greater than 20 dB from 57 to 66 GHz. 
The ESICL
Coaxial lines with air as the dielectric medium-lines either air filled or air spaced-were first proposed in the early 1960s [60] - [62] . In these lines, the substrate was removed to obtain components with accurate and predictable electromagnetic properties that could be used as impedance standards because of the small differences between the measured line characteristics and their analytical properties. Since the publication of these first articles, other studies related to air-filled coaxial lines have been proposed in [63] - [67] . For instance, air-filled coaxial cables have been employed to achieve immittance transformation, skin-effect corrections, and feed networks, to cite just a few examples among many other devices and/or applications.
The fabrication of these air-filled cables was difficult, because of the cylindrical geometry of the arrangements employed and the low stability of the inner conductor. A new concept for air-filled rectangular coaxial lines using several planar layers arose The main advantages of these ESICLs are their low loss due to the absence of dielectric, high Q-factor, fast simulation CPU times, no dispersion, simplicity of design and fabrication, and low cost.
beginning in 2000 [68] , [69] . The proposed coaxial transmission lines (see Figure 17) were monolithic airfilled rectangular coaxial lines, fabricated for high-frequency operation by means of photolithography and copper electroplating processes. The top of the ground metal was partially opened to decrease the use of porous polymer layers. Because of the characteristics of air and the coaxial topology, these structures provided a low level of attenuation (below 0.08 dB/mm at frequencies 3 GHz-38 GHz) and low radiation and did not present electromagnetic interferences from other sources. These layered, air-filled coaxial lines were inspired and founded on previous approaches to structures based on conventional transmission lines, e.g., the CPW or microstrip lines that operate without a dielectric. Among them, the first approximation to a layered empty coaxial line was called the dielectric microshield transmission line, presented in [70] . It was a metallic strip over a dielectric membrane with low permittivity to diminish losses and shielded with a waveguide to avoid radiation. Other approximations were also designed using micromachining techniques but with different arrangements [71] - [81] .
After the development of the previous air-filled coaxial designs, subsequent research was intended to produce substrate-free coaxial lines exhibiting low cost and high performance but employing simpler designs and technology at lower frequency. New structures based on micromachined 3D metallic blocks stacked together were presented in [82] - [87] . Figure 18 shows the 3D air-filled square coaxial line, composed of five conducting layers. The structure made use of quarter-wavelength stubs connected to ground for fixing the central conductor suspended in air. Both the dielectric and radiation losses are negligible, as the line is air filled. In [85] , a fabricated [68] and (b) a fabricated device on thick oxide of silicon substrate [69] .
During the last few years, a new technology to fabricate empty coaxial lines from planar PCB substrate layers has been developed.
prototype of this coaxial line with a low-loss, widebandwidth bandpass response at K-band frequencies was successfully shown. During the last few years, a new technology to fabricate empty coaxial lines from planar PCB substrate layers has been developed (see [88] , [89] , and [26] ). These methodologies permit avoiding the use of heavy 3D metallic blocks, obtaining layered coaxial designs of low weight and low cost. In contrast to previous structures, transitions from and to other planar transmission lines have been developed for the ESICL, allowing it to be completely integrated in a substrate layer using conventional manufacturing processes. It is important to note that previous designs and structures were not completely integrated in substrate layers because of the use of 3D structures or the absence of transitions. The main advantages of these ESICLs are their low loss due to the absence of dielectric, high Q-factor, fast simulation CPU times, no dispersion, simplicity of design and fabrication, and low cost.
ESICL Topology
The ESICL is implemented by means of conventional substrate layers. It is not fabricated from metallic 3D blocks and thus differs from earlier methodologies and allows cheaper and simpler designs to be obtained. In addition, the use of adequate transitions permits easy Figure 19 . The 3D and cross-sectional views of an ESICL. The ESICL is formed of five layers: the top cover (1) , upper layer (2) , central layer (3) , lower layer (4) , and bottom cover (5) . The brown color indicates metallized areas, and gray zones are dielectric substrate materials [26] .
(a) A 3D view of all layers before assembly and (b) a cross-sectional view.
Air-filled coaxial lines are all very interesting, but they are useless in many real applications if they cannot ultimately be integrated within a substrate.
integration with any planar structure. The general topology of the proposed coaxial transmission shown in Figure 19 is composed of five separated PCB layers. The third substrate layer contains the central conductor of the coaxial line, which is suspended in air. This layer is separated from the two metallic covers (placed at the first and last positions) through two inner empty substrate layers. All dimensions are adjusted to obtain a reference input impedance of 50 Ω. Note that the substrate properties do not affect the structure because it is completely metallized. Thus, cheap dielectric substrate layers can be employed without any degradation of the ESICL performance.
The structure can be fabricated following standard manufacturing processes employed for mass production. Three general steps are followed. First, the five substrate layers are drilled, milled, and cut. Next, they are metallized and drilled, milled, and cut again.
Finally, all layers are placed and stacked together using different alignment holes.
to other planar transmission lines are key for practical application of this new coaxial line technology. The first topology for a transition of the ESICL from/to a planar line was presented in [26] and [90] . A GCPW line access was proposed, but any other planar technology (e.g., microstrip and striplines) or even the novel ESIW and related practical implementations could have been chosen (introducing slight topological modifications with regard to the proposed transition solution). The final topology obtained for GCPW access ports is shown in Figure 20 .
This transition has three different parts. The first is a planar 50-Ω GCPW line connected to a second GCPW line shielded by the inner top layer. As a consequence, the width of the central conductor of this second GCPW is reduced to keep the 50-Ω characteristic impedance and so minimize undesired reflections. Finally, the shielded GCPW is connected to the ESICL, keeping a constant reference impedance of 50 Ω within the whole structure. The entire ESICL transition is surrounded by metallic via holes that inhibit signal leakage from the line and prevent it from being potentially coupled inside the waveguides formed by the via holes and the ESICL metallic walls. The transition obtains a smooth change from the quasitransverse electromagnetic (q-TEM) mode of the GCPW to the fundamental TEM mode of the proposed ESICL. The simulation results, shown in Figure 21 , are excellent, with good matching conditions over a very wide bandwidth and reflection levels lower than −30 dB and insertion losses lower than 0.1 dB.
In addition, a back-to-back configuration of the proposed GCPW-to-ESICL transition was manufactured to experimentally validate its good behavior. The simulated and measured responses are included in Figure 22 , where reasonable agreement can be observed. The manufactured device was fabricated in a Rogers 4003 C substrate ( . , 3 55 r e = 0.813-mm thickness, and 35 μm of copper metallization). The implemented ESIC line (including the two transitions to GCPW) operates rather well over a wide bandwidth (i.e., from low frequency up to 20 GHz).
ESICL Wide Passband Filter
To show the advantages of using the ESICL configuration in filter applications, a wide passband filter was presented in [26] . More specifically, an eight-cavity filter with a 100% fractional bandwidth, centered at 10 GHz and with an in-band ripple of 0.05 dB, was successfully designed and implemented. Any classical solution for bandpass filters based on coupled resonators can be easily implemented with the proposed ESICL technology. The filter resonators are realized with /4 m shorted stubs coupled through /4 m line sections acting as impedance inverters. The structure includes two transitions that permit the full integration of the filter within the substrate. The filter dimensions and topology are shown in Figure 23 . A prototype was fabricated in Rogers 4003 C substrate following standard PCB fabrication procedures. The accurate simulation and optimization of the filter with commercial full-wave simulators is very fast because this filter can be analyzed as a completely closed air-filled structure.
The measured response of the wideband ESICL filter prototype is compared with simulated data in Figure 24 , where good agreement between both results is observed. The measured passband covers 5-15 GHz, and the insertion loss is below 0.6 dB in the entire in-band frequency Figure 22 . A back-to-back transition from GCPW to ESICL [26] : (a) the manufactured prototype and (b) the simulated and measured responses. Figure 21 . A simulated GCPW-to-ESICL transition response [26] .
range, while experimental return losses are better than 13 dB. Such a wide, 10-GHz bandwidth cannot be easily obtained with standard waveguide technology because of dispersion effects and the potential excitation of higher-order modes. In summary, the potential use of the ESICL as a transmission line is quite promising for many future applications, particularly in terms of low insertion loss, negligible dispersion, low weight, simple design, reasonable manufacturing costs, mass production, and full system integration following standard PCB manufacturing processes.
The DSIW
Another type of ESIW is the DSIW [27] . Figure 25 shows a sketch of this waveguide with a low-cost substrate, such as FR4, milled using a z-controlled milling Figure 24 . The measured and simulated response of the wideband ESICL filter prototype [26] . Figure 23 . A wideband ESICL filter composed of eight cavities [26] : (a) the central layer, (b) the manufactured prototype, and (c) a detail of the GCPW-to-ESICL transition. Figure 25 . A sketch of the DSIW [27] : (a) the layers that form the waveguide and (b) the assembled waveguide. machine in such a way that a groove is created. This layer is treated with a chemical bath to facilitate ion acceptance and then metallized with electroplating or chemical deposition. The groove forms a hybrid substrate rectangular waveguide, but it still has to be covered with a top metallic layer. The body and top layers are glued together with a thin layer of prepreg, previously machined to leave a hole coincident with the milled zones of the substrate body [see Figure 25 (a)]. The holes in the prepreg layers are larger in diameter than those in the milled zones to allow for the enlargement the DSIW will suffer after assembling and to avoid air gaps or leakage inside the waveguide. Electrical contact between the body and top cover is accomplished by machining two rows of conductive vias at each side of the guide [see Figure 25 (b)]. The distance and diameter of the vias are selected with the same criteria as for a standard SIW.
Because a small portion of the electric field enters the prepreg layer between the lateral walls of the waveguide and the rows of metallized vias, the attenuation is slightly greater than in a rectangular waveguide of the same dimensions. The phase constant is almost identical. Figure 26 shows the body substrate with the milled groove before and after the metallization of a manufactured DSIW prototype. The DSIW is fed with coaxial cables. The holes for the coaxial probe can be seen in the figure.
Conclusions
This article summarized much of the published material regarding ESIW technologies, highlighting the main characteristics of each. Table 6 compares their main features. One conclusion that can be drawn from the table is that emptying the substrate, either partially or completely, drastically reduces or completely eliminates the dielectric losses, without greatly increasing the manufacturing complexity or cost. These lines clearly outperform traditional planar circuits, and they perform better in terms of losses than the novel SIW. It is the removal of the dielectric, at the expense of slightly increasing the size, that reduces losses while maintaining low cost and low profile.
The performance of these ESIWs in terms of losses and Q-factor is so good that it rivals that of high-quality (but bulky and expensive) rectangular waveguides. Thus, they could be a very good alternative for communication applications where low-cost, low-weight, easily manufactured, and low-loss devices are required. Several high-performance communications devices (such as filters, antennas, and couplers) have already been successfully manufactured and measured. Figure 26 . Two DSIW images [27] : (a) the milled base substrate before metallization and (b) the base substrate after metallization. 
